



10/24/00

jc922 U.S. PTO
09/694574

10/24/00

UTILITY PATENT APPLICATION TRANSMITTAL <small>(Only for new nonprovisional applications under 37 CFR 1.53(b))</small>	Attorney Docket No.	8733.007.01
	First Inventor or Application Identifier	Young Jin OH et al.
	Title	IN-PLANE SWITCHING MODE LIQUID CRYSTAL DISPLAY DEVICE

APPLICATION ELEMENTS <small>See MPEP chapter 600 concerning utility patent application contents</small>	ADDRESS TO: Assistant Commissioner for Patents Box Patent Application Washington, DC 20231
1. <input checked="" type="checkbox"/> Fee Transmittal Form (e.g. PTO/SB/17) <small>(Submit an original and a duplicate for fee processing)</small> 2. <input checked="" type="checkbox"/> Specification Total Pages 20 3. <input checked="" type="checkbox"/> Drawing(s) (35 U.S.C. 113) Total Sheets 4 4. <input checked="" type="checkbox"/> Oath or Declaration Total Pages 1 a. <input type="checkbox"/> Newly executed (original or copy) b. <input checked="" type="checkbox"/> Copy from a prior application (37 C.F.R. §1.63(d)) <small>(for continuation/divisional with box 15 completed)</small> i. <input type="checkbox"/> DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §1.63(d)(2) and 1.33(b). 5. <input checked="" type="checkbox"/> Incorporation By Reference <small>(usable if box 4B is checked)</small> The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4B, is considered to be part of the disclosure of the accompanying application and is hereby incorporated by reference therein.	ACCOMPANYING APPLICATION PARTS 6. <input type="checkbox"/> Assignment Papers (cover sheet & document(s)) 7. <input type="checkbox"/> 37 C.F.R. §3.73(b) Statement <input type="checkbox"/> Power of Attorney <small>(when there is an assignee)</small> 8. <input type="checkbox"/> English Translation Document <small>(if applicable)</small> 9. <input checked="" type="checkbox"/> Information Disclosure Statement (IDS)/PTO-1449 <input type="checkbox"/> Copies of IDS Citations 10. <input type="checkbox"/> Preliminary Amendment 11. <input type="checkbox"/> White Advance Serial No. Postcard 12. <input type="checkbox"/> Small Entity Statement(s) <input type="checkbox"/> Statement filed in prior application. Status still proper and desired. 13. <input type="checkbox"/> Certified Copy of Priority Document(s) <small>(if foreign priority is claimed)</small> 14. <input checked="" type="checkbox"/> Other: Check in the amount of \$1,168.00
15. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below: <input checked="" type="checkbox"/> Continuation <input type="checkbox"/> Divisional <input type="checkbox"/> Continuation-in-part (CIP) of prior application no.: 09/079,895 Prior application information: Examiner: Z. Qi Group Art Unit: 2871	
16. Amend the specification by inserting before the first line the sentence: <input checked="" type="checkbox"/> This application is a <input checked="" type="checkbox"/> Continuation <input type="checkbox"/> Division <input type="checkbox"/> Continuation-in-part (CIP) of application Serial No. 09/079,895 Filed on May 15, 1998 <input type="checkbox"/> This application claims priority of provisional application Serial No. Filed	
17. CORRESPONDENCE ADDRESS LONG ALDRIDGE & NORMAN LLP 701 Pennsylvania Avenue, N.W. Washington, D.C. 20004 (202) 624-1200 FACSIMILE: (202) 624-1298	

Name:	Rebecca A. Goldman	Registration No.:	41,786
Signature:		Date:	October 24, 2000
Name:		Registration No.:	

Docket No. 8733.007.20

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

INVENTOR(S) Young Jin OH, et al.

SERIAL NO: To Be Assigned

FILING DATE: October 24, 2000

FOR: In-Plane Switching Mode Liquid Crystal Display Device

FEE TRANSMITTAL

ASSISTANT COMMISSIONER FOR PATENTS
WASHINGTON, D.C. 20231

FOR	NUMBER FILED	NUMBER EXTRA	RATE	CALCULATIONS
TOTAL CLAIMS	41 - 20 =	21	× \$18 =	\$378.00
INDEPENDENT CLAIMS	4 - 3 =	1	× \$80 =	\$80.00
<input type="checkbox"/> MULTIPLE DEPENDENT CLAIMS (If applicable)			+ \$270 =	\$458.00
<input type="checkbox"/> LATE FILING OF DECLARATION			+ \$130 =	\$0.00
BASIC FEE				\$710.00
TOTAL OF ABOVE CALCULATIONS				\$1,168.00
<input type="checkbox"/> REDUCTION BY 50% FOR FILING BY SMALL ENTITY				\$0.00
<input type="checkbox"/> FILING IN NON-ENGLISH LANGUAGE			+ \$130 =	\$0.00
<input type="checkbox"/> RECORDATION OF ASSIGNMENT			+ \$40 =	\$0.00
TOTAL				\$1,168.00

Please charge Deposit Account No. 50-0911 in the amount of

A duplicate copy of this sheet is enclosed.


A check in the amount of \$1,168.00 to cover the filing fee is enclosed.

The Commissioner is hereby authorized to charge any additional fees which may be required for the papers being filed herewith and for which no check is enclosed herewith, or credit any overpayment to Deposit Account No. 50-0911.

A duplicate copy of this sheet is enclosed.

Respectfully Submitted,

LONG ALDRIDGE & NORMAN LLP



Rebecca A. Goldman

Registration No. 41,786

Date: October 24, 2000

Sixth Floor
701 Pennsylvania Ave., N.W.
Washington, D.C. 20004
Tel. (202) 624-1200
Fax. (202) 624-1298
64301.1

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR PATENT

OF

YOUNG JIN OH

FOR

"IN-PLANE SWITCHING MODE LIQUID CRYSTAL DISPLAY DEVICE"

This application claims the benefit of Korean Application No. 1997-19201,

filed on May 19, 1997, which is hereby incorporated by reference.

BACKGROUND OF THE INVENTION

Field of the Invention

5 The present invention relates to a liquid crystal display device, and more particularly, to a wide viewing angle in-plane switching mode liquid crystal display device.

Discussion of the Related Art

10 Twisted nematic liquid crystal display devices (hereinafter TN LCDs) having high image quality and low consumption electric power are widely applied to flat panel display devices. TN LCDs, however, have a narrow viewing angle due to refractive anisotropy of liquid crystal molecules. This is because prior to applying voltage, liquid crystal molecules are horizontally aligned relative to the substrate but become nearly vertically aligned relative to the substrate when voltage is applied to a liquid crystal panel.

15 Recently, in-plane switching mode liquid crystal display devices (hereinafter IPS-LCDs) have been widely studied in which viewing angle characteristic is improved and the liquid crystal molecules are nearly horizontally aligned.

20 FIG. 1A is a plan view of a unit pixel of a conventional IPS-LCD. As shown in the drawing, a unit pixel region is defined by a gate bus line 1 and a data bus line 2 in which the lines are arranged perpendicularly and/or horizontally in a matrix on a first substrate 10. A common line 3 is arranged parallel to the gate bus line 1 in the pixel region. A thin film transistor (TFT) is formed of a crossing area of the data bus line 2 and the gate bus line 1. As shown in FIG. 1B which is a sectional view taken along line I-I' of FIG. 1A, the TFT includes a gate electrode 5, a gate insulator 12, a semiconductor layer 15, a channel layer 16, and source/drain electrode 6. The gate electrode 5 is connected to the gate bus line 1, and the

source/drain electrode 6 is connected to the data bus line 2. The gate insulator 12 is formed on the entire surface of the first substrate 10.

A common electrode 9 and a data electrode 8 are formed in the pixel region. The common electrode 9 is formed with the gate electrode 5 and connected to the common line 3. The data electrode 8 is formed with the source/drain electrode 6 and electrically connected to the source/drain electrode 6. Further, a passivation layer 20 and a first alignment layer 23a are deposited on the entire surface of the first substrate 10.

On a second substrate 11, a black matrix 28 is formed to prevent a light leakage which may be generated around TFT, the gate bus line 1, and the data bus line 2. A color filter layer 29, and a second alignment layer 23b are formed on the black matrix 28 in sequence. Also, a liquid crystal layer 30 is formed between the first and second substrates 10, 11. When voltage is not applied to LCD having the above structure, liquid crystal molecules in the liquid crystal layer 30 are aligned according to alignment directions of the first and second alignment layers 23a, 23b, but when voltage is applied between the common electrode 9 and the data electrode 8, the liquid crystal molecules are vertically aligned to extending directions of the common and data electrode. As in the foregoing, since liquid crystal molecules in the liquid crystal layer 30 are switched on the same plane at all times, a grey inversion is not created in the viewing angle directions of up and down direction, and right and left direction.

However, in the conventional LCD having the above structure, an aperture ratio is less than desired because the data electrode and the common electrode are opaque. Also, since a short by coupling the common electrode and said gate bus line in the manufacturing process of the LCD is often generated, the yield goes down. Further, for the gate insulator and the passivation layer between the data electrode and the common electrode, a high driving voltage for switching liquid crystal molecules is required.

SUMMARY OF THE INVENTION

Accordingly, the present invention is directed to an plane switchin mode liquid crystal display device that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.

5 An object of the present invention is to provide an LCD having a high aperture ratio.

Another object of the present invention is to increase the yield of an LCD.

Additional features and advantages of the present invention will be set forth in the description which follows, and will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure and process particularly pointed out in the written
10 description as well as in the appended claims.

To achieve these an other advantages, and in accordance with the purpose of the present invention, as embodied and broadly described, in a first aspect of the present invention there is provided an in-plane switching mode liquid crystal display device
15 comprising first and second substrates; a plurality of gate and data bus lines defining pixel regions and arranged on said first substrate; a common line formed with said gate bus line; a plurality of thin film transistors formed at respective crossing areas of said gate and data bus lines, gate electrodes of said transistors being connected to said gate bus lines, respectively; a gate insulator having a contact hole on said gate electrodes; a transparent first metal layer
20 including a plurality of first electrodes on said gate insulator; a passivation layer having a contact hole on said transparent first metal layer; and a transparent second metal layer including a plurality of second electrodes on said passivation layer, said second electrodes producing plane electric fields together with said first electrodes.

In another aspect of the present invention, an in-plane switching mode liquid crystal

display device comprises first and second substrates; a plurality of gate and data bus lines defining pixel regions and arranged on said first substrate; a common line formed with said gate bus line; a plurality of thin film transistors formed at respective crossing areas of said gate and data bus lines, gate electrodes of said transistors being connected to said gate bus lines, respectively; a gate insulator having a contact hole on said gate electrodes; a transparent first metal layer including a plurality of first electrodes and a transparent second metal layer including a plurality of second electrodes on said gate insulator, said second electrodes producing plane electric fields together with said first electrodes on said gate insulator; and a passivation layer on said common line and said thin film transistors.

In another aspect of the present invention, a method of forming an in-plane switching mode liquid crystal display device comprises the steps of forming first and second substrates; forming a plurality of gate and data bus lines defining pixel regions and arranged on said first substrate; forming a common line formed with said gate bus line; forming a plurality of thin film transistors formed at respective crossing areas of said gate and data bus lines, gate electrodes of said transistors being connected to said gate bus lines, respectively; forming a gate insulator having a contact hole on said gate electrodes; forming a transparent first metal layer including a plurality of first electrodes on said gate insulator; forming passivation layer having a contact hole on said transparent first metal layer; and forming transparent second metal layer including a plurality of second electrodes on said passivation layer, said second electrodes producing plane electric fields together with said first electrodes.

In a further aspect of the present invention, a method of forming an in-plane switching mode liquid crystal display device comprises the steps of forming first and second substrates; forming a plurality of gate and data bus lines defining pixel regions and arranged on said first substrate; forming a common line formed with said gate bus line; forming a plurality of thin

film transistors formed at respective crossing areas of said gate and data bus lines, gate electrodes of said transistors being connected to said gate bus lines, respectively; forming a gate insulator having a contact hole on said gate electrodes; forming a transparent first metal layer including a plurality of first electrodes and a transparent second metal layer including a plurality of second electrodes on said gate insulator, said second electrodes producing plane electric fields together with said first electrodes on said gate insulator; and forming a passivation layer on said common line and said thin film transistors.

It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention.

In the drawings:

FIG. 1A is a plan view of a unit pixel of a conventional in-plane switching mode LCD;

FIG. 1B is a sectional view taken along line I-I' of FIG. 1A;

FIG. 2A is a plan view of a unit pixel of an LCD according to a first embodiment of the present invention;

FIG. 2B is a sectional view taken along line II-II' of FIG. 2A;

FIG. 2C is a sectional view taken along line III-III' of FIG. 2A;

FIG. 2D is a sectional view taken along line IV-IV' of FIG. 2A;

FIG. 3A is a plan view of a unit pixel of an LCD according to a second embodiment of the present invention; and

FIG. 3B is a sectional view taken along line V-V' of FIG. 3A.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

5 The present invention preferably comprises first and second substrates, data and gate bus lines defining pixel region on the first substrate in which the lines are arranged perpendicularly and/or horizontally in a matrix, common lines formed parallel to the gate bus lines in the pixel region, TFTs at respective crossing areas of the data bus lines and the gate bus lines in the pixel region, at least one transparent data electrode in the pixel region, a passivation layer having contact holes on the data electrode, at least one transparent common electrode parallel to the data bus lines and coupled to the common line on the passivation layer, a first alignment layer with a fixed alignment direction deposited on the passivation layer, black matrixes over the second substrate to prevent a light leakage which may be generated around TFTs, the gate bus lines, and the data bus lines, a color filter layer on the black matrix and the second substrate, a second alignment layer on the color filter layer, and a liquid crystal layer between the first and second substrates.

10 The transparent common electrode is coupled to the common line through the contact hole, and the data electrode is coupled to the source/drain electrode of the TFT. Although the common line and common electrode are formed in different planes in one embodiment of the present invention, the common line may be formed with the common electrode in a single process using the same material in another embodiment of the present invention. When the transparent common and data electrodes are formed on the gate insulator at the same time, the common line is formed with the gate bus line in a single process using the same material and coupled to the common electrodes on the gate insulator through contact holes. Transparent

conductive sections on the gate pad and the data pad connect the gate and data bus lines to an outer driving circuit. The transparent conductive sections are preferably formed with the transparent common or data electrodes at the same time.

Further, the storage capacitor according to the present invention is preferably formed by the common bus line, the data electrode over the common bus line, and the common electrode over the data electrode.

FIG. 2A is a plan view of a unit pixel of a LCD according to a first embodiment of the present invention, and FIG. 2B is a sectional view taken along line II-II' of FIG. 2A. As shown in Figs. 2A and 2B, gate and data bus lines 101, 102 defining a pixel region are arranged perpendicularly and/or horizontally in a matrix on the first substrate 110. A common line 103 is formed parallel to the gate bus line 101. A TFT is formed at a crossing area of the data bus line 102 and the gate bus line 101 in the pixel region.

As shown in FIG. 2B, the TFT preferably comprises a gate electrode 105, a gate insulator 112 on the gate electrode 105, a semiconductor layer 115 on the gate insulator 112, a channel layer 116 on the semiconductor layer 115, and source/drain electrode 106 on the channel layer 116. The gate insulator 112 is preferably deposited on the entire surface of the substrate 110.

The gate electrode 105 and the gate bus line 101 are preferably formed by sputtering and photoetching a metal such as Al, Mo, or Al alloy in a single process on a surface of the substrate. At this time, it is possible to form an anodic oxidation layer by anodizing the gate bus line 101 and the gate electrode 105 to improve the insulating characteristic. The gate insulator 112 preferably including an inorganic material such as SiNx or SiOx is formed by a PCVD (plasma chemical vapor deposition) method.

The semiconductor layer 115 is preferably formed by depositing and etching an

amorphous silicon, for example, by the PCVD method, and the channel layer 116 is formed by depositing a doped amorphous silicon (n^+ a-Si). The source/drain electrode 106 is preferably formed with the data electrode 108 at the same time by depositing and etching a metal such as Al, Cr, Ti, Al alloy by a sputtering method. At this time, it is possible to form each the semiconductor layer 115, the channel layer 116, and the source/drain electrode 106 by different processes. Also, it is possible that the semiconductor layer 115 and the channel layer 116 are formed by etching the a-Si layer and the n^+ a-Si layer after continually depositing the a-Si layer and the n^+ a-Si layer on the gate insulator 112. Furthermore, an etch stopper may be formed on the semiconductor layer 115 to prevent the channel region from being undesirably etched.

The common electrode 109 is formed on a passivation layer 120 including an inorganic material such as SiN_x or SiO_x , or organic material such as BCB (benzocyclobutene) by depositing and etching a transparent metal such as ITO (indium tin oxide) by using a sputtering method. Further, the first alignment layer 123a is formed on the passivation layer 120 and the common electrode 109.

On the second substrate 111, black matrix 128 for preventing a light leakage which may be generated around TFTs, the gate bus lines 101, and the data bus lines 102, a color filter layer 129, and a second alignment layer 123b is formed on the second substrate. A color filter layer 129, and a second alignment layer 123b are formed on the black matrix 128 in sequence. A liquid crystal layer 130 is formed between the first and second substrates. Further, an overcoat layer (not illustrated) may be formed on said color filter layer 129.

FIG. 2C is a sectional view taken along line III-III' of FIG. 2A, and FIG. 2D is a sectional view taken along line IV-IV' of FIG. 2A. As shown in Figs. 2C and 2D, the common electrode 109 connected to the common line 103 through a contact hole 125. In this case, a

storage capacitor is formed by the common line 103 and the data electrode 108, and another storage capacitor is formed by the data electrode 108 and the common electrode 109. As a result, the aperture ratio is increased by the amount of decrease in the width of the common line 103.

5 FIG. 3A is a plan view of a unit pixel of a LCD according to a second embodiment of the present invention, and FIG. 3B is a sectional view taken along the V-V' of FIG. 3A.

A difference between the second embodiment and the first embodiment is that in the second embodiment, transparent common electrodes 209 and transparent data electrodes 208 are formed on a gate insulator 212, thereby improving the aperture ratio.

10 As shown in FIG. 3A, a passivation layer 220 including an inorganic material such as SiNx or SiOx, or organic material such as BCB is formed around a common line 203. Each of the common electrodes 209 is connected to the common line 203 through a contact hole 225b. As shown in FIG. 3B, since the passivation layer 220 also formed in the TFT region as well as around the common line 203, the data electrode 208 is connected to a source/drain electrode 206 through a contact hole 225a.

15 In accordance with the embodiments of the present invention, since the transparent common electrode and the transparent data electrode are formed on the gate insulator at the same time, aperture ratio is increased and a plane electric field is achieved. Further, since a strong plane electric field is applied onto the liquid crystal layer where the passivation in the pixel region is removed, it is possible to obtain an improved viewing angle and prevent a break down of the moving image by making the liquid crystal molecules to switch fast.

20 While the invention has been described in detail and with reference to specific embodiments thereof, it will be apparent to one skilled in the art that various changes and modifications can be made therein without departing from the spirit and scope thereof.

WHAT IS CLAIMED IS:

1. An in-plane switching mode liquid crystal display device comprising:

first and second substrates;

5 a plurality of gate and data bus lines defining pixel regions and arranged on said first substrate;

a common line formed with said gate bus line;

10 a plurality of thin film transistors formed at respective crossing areas of said gate and data bus lines, gate electrodes of said transistors being connected to said gate bus lines, respectively;

a gate insulator having a contact hole on said gate electrodes;

15 a transparent first metal layer including a plurality of first electrodes on said gate insulator;

a passivation layer having a contact hole on said transparent first metal layer; and

20 a transparent second metal layer including a plurality of second electrodes on said passivation layer, said second electrodes producing plane electric fields together with said first electrodes.

2. The in-plane switching mode liquid crystal display device according to claim 1,

20 wherein said common line and said transparent first metal layer form a first storage capacitor, and said transparent first metal layer and said transparent second metal layer form a second storage capacitor.

3. The in-plane switching mode liquid crystal display device according to claim 1,

wherein each of said thin film transistors comprises a semiconductor layer on said gate insulator, a channel layer on said semiconductor layer, and source and drain electrodes on said channel layer, one of said source and drain electrodes being connected to said data bus lines.

5

4. The in-plane switching mode liquid crystal display device according to claim 1, wherein said transparent first electrodes include data electrodes and said transparent second electrodes include common electrodes.

10

5. The in-plane switching mode liquid crystal display device according to claim 1, wherein said transparent first and second metal layers include indium tin oxide.

15

6. The in-plane switching mode liquid crystal display device according to claim 1, further comprising a first alignment layer over said first substrate.

7. The in-plane switching mode liquid crystal display device according to claim 6, wherein said first alignment layer includes one of polyimide, polyamide, and photosensitive material.

20

8. The in-plane switching mode liquid crystal display device according to claim 7, wherein said photosensitive material is selected from the group consisting of polyvinylcinnamate and polysiloxanecinnamate.

9. The in-plane switching mode liquid crystal display device according to claim 1,

further comprising:

a black matrix for preventing light from leaking around said thin film transistor, said gate bus line, and data bus line;

a color filter layer on said second substrate; and

a liquid crystal layer between said first and second substrates.

10. The in-plane switching mode liquid crystal display device according to claim 9, further comprising an overcoat layer on said color filter layer.

11. The in-plane switching mode liquid crystal display device according to claim 1, further comprising a second alignment layer on said second substrate.

12. The in-plane switching mode liquid crystal display device according to claim 11, wherein said second alignment layer includes one of polyimide, polyamide, and photosensitive material.

13. The in-plane switching mode liquid crystal display device according to claim 12, wherein said photosensitive material is selected from the group consisting of polyvinylcinnamate and polysiloxanecinnamate.

14. An in-plane switching mode liquid crystal display device comprising:

first and second substrates;

a plurality of gate and data bus lines defining pixel regions and arranged on said first substrate;

a common line formed with said gate bus line;

a plurality of thin film transistors formed at respective crossing areas of said gate and data bus lines, gate electrodes of said transistors being connected to said gate bus lines, respectively;

5 a gate insulator having a contact hole on said gate electrodes;

a transparent first metal layer including a plurality of first electrodes and a transparent second metal layer including a plurality of second electrodes on said gate insulator, said second electrodes producing plane electric fields together with said first electrodes on said gate insulator; and

10 a passivation layer on said common line and said thin film transistors.

15 15. The in-plane switching mode liquid crystal display device according to claim 14, wherein said common line and said transparent first metal layer form a first storage capacitor, and said transparent first metal layer and said transparent second metal layer form a second storage capacitor.

20 16. The in-plane switching mode liquid crystal display device according to claim 14, wherein each of said thin film transistors comprises a semiconductor layer on said gate insulator, a channel layer on said semiconductor layer, and source and drain electrodes on said channel layer, one of said source and drain electrodes being connected to said data bus lines.

17. The in-plane switching mode liquid crystal display device according to claim 14, wherein said transparent first electrodes include data electrodes and said transparent second

electrodes include common electrodes.

18. The in-plane switching mode liquid crystal display device according to claim 14,
wherein said transparent first and second metal layers include indium tin oxide.

19. The in-plane switching mode liquid crystal display device according to claim 14,
further comprising a first alignment layer over said first substrate.

20. The in-plane switching mode liquid crystal display device according to claim 19,
wherein said first alignment layer includes one of polyimide, polyamide, and photosensitive
material.

21. The in-plane switching mode liquid crystal display device according to claim 20,
wherein said photosensitive material is selected from the group consisting of
polyvinylcinnamate and polysiloxanecinnamate.

22. The in-plane switching mode liquid crystal display device according to claim 14,
further comprising:

a black matrix for preventing light from leaking around said thin film transistor, said
gate bus line, and data bus line;

a color filter layer on said second substrate; and

a liquid crystal layer between said first and second substrates.

23. The in-plane switching mode liquid crystal display device according to claim 22,

further comprising an overcoat layer on said color filter layer.

24. The in-plane switching mode liquid crystal display device according to claim 14,
further comprising a second alignment layer on said second substrate.

25. The in-plane switching mode liquid crystal display device according to claim 24,
wherein said second alignment layer includes one of polyimide, polyamide, and
photosensitive material.

26. The in-plane switching mode liquid crystal display device according to claim 25,
wherein said photosensitive material is selected from the group consisting of
polyvinylcinnamate and polysiloxanecinnamate.

27. The in-plane switching mode liquid crystal display device according to claim 14,
wherein said passivation layer is substantially only on the thin film transistors and the
common line.

28. A method of forming an in-plane switching mode liquid crystal display device, the
method comprising the steps of:

forming first and second substrates;

forming a plurality of gate and data bus lines defining pixel regions and arranged on said
first substrate;

forming a common line formed with said gate bus line;

forming a plurality of thin film transistors formed at respective crossing areas of said

gate and data bus lines, gate electrodes of said transistors being connected to said gate bus lines, respectively;

forming a gate insulator having a contact hole on said gate electrodes;

forming a transparent first metal layer including a plurality of first electrodes on said gate insulator;

forming passivation layer having a contact hole on said transparent first metal layer; and

forming transparent second metal layer including a plurality of second electrodes on said passivation layer, said second electrodes producing plane electric fields together with said first electrodes.

29. The method according to claim 28, wherein said common line and said transparent first metal layer form a first storage capacitor, and said transparent first metal layer and said transparent second metal layer form a second storage capacitor.

30. The method according to claim 28, wherein each of said thin film transistors comprises a semiconductor layer on said gate insulator, a channel layer on said semiconductor layer, and source and drain electrodes on said channel layer, one of said source and drain electrodes being connected to said data bus lines.

31. The method according to claim 28, wherein said transparent first electrodes include data electrodes and said transparent second electrodes include common electrodes.

32. The method according to claim 28, wherein said transparent first and second metal layers include indium tin oxide.

33. The method according to claim 28, further comprising the step of forming a first alignment layer over said first substrate.

34. The method according to claim 33, wherein said first alignment layer includes one of polyimide, polyamide, and photosensitive material.

35. The method according to claim 34, wherein said photosensitive material is selected from the group consisting of polyvinylcinnamate and polysiloxanecinnamate.

36. The method according to claim 1, further comprising the steps of:

forming a black matrix for preventing light from leaking around said thin film transistor, said gate bus line, and data bus line;

forming a color filter layer on said second substrate; and

forming a liquid crystal layer between said first and second substrates.

37. The method according to claim 36, further comprising the step of forming an overcoat layer on said color filter layer.

38. The method according to claim 28, further comprising the step of forming a second alignment layer on said second substrate.

39. The method according to claim 38, wherein said second alignment layer includes one of polyimide, polyamide, and photosensitive material.

40. The method according to claim 39, wherein said photosensitive material is selected from the group consisting of polyvinylcinnamate and polysiloxanecinnamate.

41. A method of forming an in-plane switching mode liquid crystal display device, the method comprising the steps of:

forming first and second substrates;

forming a plurality of gate and data bus lines defining pixel regions and arranged on said first substrate;

forming a common line formed with said gate bus line;

forming a plurality of thin film transistors formed at respective crossing areas of said gate and data bus lines, gate electrodes of said transistors being connected to said gate bus lines, respectively;

forming a gate insulator having a contact hole on said gate electrodes;

forming a transparent first metal layer including a plurality of first electrodes and a transparent second metal layer including a plurality of second electrodes on said gate insulator, said second electrodes producing plane electric fields together with said first electrodes on said gate insulator; and

forming a passivation layer on said common line and said thin film transistors.

ABSTRACT

An in-plane switching mode liquid crystal display device includes first and second substrates and a plurality of gate and data bus lines defining pixel regions and arranged perpendicularly and/or horizontally on the first substrate. A common line is formed with the gate bus line, and a plurality of thin film transistors are formed at respective crossing areas of the gate and data bus lines. A plurality of gate electrodes are connected to the gate bus lines, and a gate insulator having a contact hole on the gate electrodes. A transparent first metal layer including a plurality of first electrodes is on the gate insulator. A passivation layer having a contact hole is on the first metal layer. A transparent second metal layer including a plurality of second electrodes is on the passivation layer. A black matrix for preventing light from leaking around the thin film transistor, the gate bus line, and data bus line is on the second substrate. A color filter layer is on the second substrate, and a liquid crystal layer is between the first and second substrates.

FIG. 1A
PRIOR ART




FIG. 1B
PRIOR ART




FIG. 2A





FIG. 2B







FIG. 3A





FIG. 3B



DECLARATION and POWER OF ATTORNEY

☒ ORIGINAL
☐ CONTINUATION
☐ DIVISIONAL

As a below named inventor, I declare that the information given herein is true, that I believe that I am the original, first and sole inventor if only one name is listed at 1 below, or a joint inventor if plural inventors are named below at 1-4, of the invention entitled:

Which is described and claimed in:

☒ the attached specification or
☐ the specification in application Serial No. _____ filed May 15, 1998 ☐ as amended on _____
 (for declaration not accompanying application) (if applicable)

and for which a patent is sought, and that my residence, post office address and citizenship are as stated below next to my name.

I acknowledge my duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations § 1.56(a)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed

PRIOR FOREIGN APPLICATION(S)

COUNTRY	APPLICATION NUMBER	DATE OF FILING Month Day Year	PRIORITY CLAIMED UNDER 35 U.S.C. 119
Korea	1997-19201	May 19, 1997	YES <input checked="" type="checkbox"/> NO <input type="checkbox"/> YES <input type="checkbox"/> NO <input type="checkbox"/>

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application

(Application Serial No.) (Filing Date) (Status)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or Agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith

STUART LUBITZ, Reg. No. 20,680; LOUIS A. MOK, Reg. No. 22,585; JOHN P. SCHERLACHER, Reg. No. 23,009; MICHAEL J. RAM, Reg. No. 26,379; HIDEO KODA, Reg. No. 27,729; R. DABNEY EASTHAM, Reg. No. 31,247; JOANNE S. REDMANN, Reg. No. 31,482; SONG K. JUNG, Reg. No. 35,210; WILLIAM H. WRIGHT, Reg. No. 36,312; PETER J. GLUCK, Reg. No. 38,022; JONATHAN Y. KANG, Reg. No. 38,199; DAVID L. LUBITZ, Reg. No. 38,229; WEI-NING YANG, Reg. No. 38,690

Send correspondence to:
 LOEB & LOEB LLP
 10100 Santa Monica Blvd., 22nd Floor
 Los Angeles, California 90067-4164

DIRECT TELEPHONE CALLS TO:
 (310) 282-2000

(Please Print)

1	Name of Inventor	LAST NAME OH	FIRST NAME Young	MIDDLE NAME Jin	Residence: CITY Kyungki-do	STATE or COUNTRY Republic of Korea
	Post Office Address 1-307 Hyochang Apt., Keumgok-dong, Namyangju-shi, Kyungki-do, Korea					CITIZENSHIP Republic of Korea
2	Name of Inventor	LAST NAME CHOI	FIRST NAME Jae	MIDDLE NAME Beom	Residence: CITY Seoul	STATE or COUNTRY Republic of Korea
	Post Office Address 5-31 Okin Yeonrip, Okin-dong, Chongro-ku, Seoul, Korea					CITIZENSHIP Republic of Korea
3	Name of Inventor	LAST NAME	FIRST NAME	MIDDLE NAME	Residence: CITY	STATE or COUNTRY
	Post Office Address					CITIZENSHIP
4	Name of Inventor	LAST NAME	FIRST NAME	MIDDLE NAME	Residence: CITY	STATE or COUNTRY
	Post Office Address					CITIZENSHIP

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon

SIGNATURE OF INVENTOR 1 <i>Oh Young Jin</i>	SIGNATURE OF INVENTOR 2 <i>CHOI JAE BEOM</i>
DATE <i>06/02/98</i>	DATE <i>06/09/98</i>
SIGNATURE OF INVENTOR 3	SIGNATURE OF INVENTOR 4
DATE	DATE